


Analog residual output

Fig.5 Pixel 5 output 4  $\varphi_{\pmb{\mathsf{A}}}$ V<sub>R1</sub> C φв 4C 3 2-bit фС 2-bit digital output **2C** v-ADC фр V<sub>R2</sub> C  $\varphi_{\pmb{\mathsf{D}}}\,\varphi_{\pmb{\mathsf{C}}}\,\varphi_{\pmb{\mathsf{B}}}\,\varphi_{\pmb{\mathsf{A}}}$ φ2 о`∕о **фз**  $V_{REF}$ ф4 **3**||






Fig.8

D	φΑ	φB	φC	φD
0	1→1	0-0	1→1	0-0
1	1→0	0→1	1→1	0-0
2	1→1	O→O	1→0	0→1
3	1→0	O→1	1→0	0→1

Fig.9 **Pixel output** 1 Staircase generator  $G_1$ 3 Comparator V<sub>T</sub> S FF Q N bit S/H LOAD Gray code counter Data latch Reset Start Clock Control circuit N **Output** of **Output of** 

**N-bit ADC** 

analog residual

φ2

 $\mathsf{V}_{\mathsf{REF}}$ 


Pixel output


Staircase




о`∕с Ф**3** 

φ4










Fig.15

